Inter-processor interrupt
- Inter-processor interrupt
An inter-processor interrupt (IPI) is a special type of interrupt by which one processor may interrupt another processor in a multiprocessor system. IPIs are typically used to implement a cache coherency synchronization point.
In a Windows based multiprocessor system, a processor may interrupt another processor for the following reasons:
1. Queue a DISPATCH_LEVEL interrupt to schedule a particular thread for execution.
2. Updating the processor's translation look-aside buffers cache.
3. System Shutdown.
4. System Crash.
In windows, this has IRQL as 29.
In x86 based systems, an IPI synchronizes the cache and Memory Management Unit (MMU) between processors.
See also
* Advanced Programmable Interrupt Controller
* Interrupt
* Interrupt Handler
* Non-Maskable Interrupt
* Programmable Interrupt Controller
Wikimedia Foundation.
2010.
Look at other dictionaries:
Inter Processor Interrupt — Ein Inter Processor Interrupt (IPI) ist ein spezieller Interrupt, der von Prozessoren in Multiprozessorsystemen genutzt wird. Durch einen IPI ist ein Prozessor in der Lage auf einem bestimmten Prozessor den Interrupt auszulösen der im… … Deutsch Wikipedia
Interrupt — This article is about computer interrupts. For the study of the effect of disruptions on job performance, see Interruption science. In computing, an interrupt is an asynchronous signal indicating the need for attention or a synchronous event in… … Wikipedia
Interrupt latency — In Realtime Operating Systems, Interrupt latency is the time between the generation of an interrupt by a device and the servicing of the device which generated the interrupt. For many operating systems, devices are serviced as soon as the device… … Wikipedia
Interrupt storm — In operating systems, an interrupt storm is an event during which a processor receives an inordinate number of interrupts that consume the majority of the processor s time. Interrupt storms are typically caused by hardware devices that do not… … Wikipedia
Interrupt handler — An interrupt handler, also known as an interrupt service routine (ISR), is a callback subroutine in an operating system or device driver whose execution is triggered by the reception of an interrupt. Interrupt handlers have a multitude of… … Wikipedia
Interrupt request — IRQ redirects here. For the country with the ISO 3166 1 country code, see Iraq. The computing phrase interrupt request (or IRQ) is used to refer to either the act of interrupting the bus lines used to signal an interrupt, or the interrupt input… … Wikipedia
Interrupt vector — An interrupt vector is the memory address of an interrupt handler, or an index into an array called an interrupt vector table or dispatch table . Interrupt vector tables contain the memory addresses of interrupt handlers. When an interrupt is… … Wikipedia
Advanced Programmable Interrupt Controller — In computing, an Advanced Programmable Interrupt Controller (APIC) is a more complex Programmable Interrupt Controller (PIC) than Intel s original types such as the 8259A. APIC devices permit more complex priority models, and Advanced IRQ… … Wikipedia
Non-maskable interrupt — A non maskable interrupt (NMI) is a computer processor interrupt that cannot be ignored by standard interrupt masking techniques in the system. It is typically used to signal attention for non recoverable hardware errors. (Some NMIs may be masked … Wikipedia
Programmable Interrupt Controller — A Programmable Interrupt Controller (PIC) is a device which allows priority levels to be assigned to its interrupt outputs. When the device has multiple interrupt outputs to assert, it will assert them in the order of their relative priority.… … Wikipedia
