MOSI protocol

MOSI protocol

The MOSI protocol is an extension of the basic MSI cache coherency protocol. It adds the Owned state, which indicates that the current processor owns this block, and will service requests from other processors for the block.

ee also

*Coherence protocol
*MSI protocol
*MESI protocol
*MOESI protocol


Wikimedia Foundation. 2010.

Игры ⚽ Нужно решить контрольную?

Look at other dictionaries:

  • MOSI — may refer to: MoSi molybdenum silicide, an important material in the semiconductor industry MOSI Master Out Slave In, a signal on the Serial Peripheral Interface Bus MOSI protocol, an extension of the basic MSI cache coherency protocol Museum of… …   Wikipedia

  • MSI protocol — The MSI protocol is a basic cache coherence protocol that is used in multiprocessor systems. As with other cache coherency protocols, the letters of the protocol name identify the possible states in which a cache line can be. So, for MSI, each… …   Wikipedia

  • MESI protocol — The MESI protocol (known also as Illinois protocol ) is a widely used cache coherency and memory coherence protocol. It is the most common protocol which supports write back cache. Its use in personal computers became widespread with the… …   Wikipedia

  • Coherence protocol — In computer science, a coherence protocol is a protocol which maintains the consistency between all the caches in a system of distributed shared memory; the protocol maintains memory coherence according to a specified consistency model.Examples… …   Wikipedia

  • MOESI protocol — This is a full cache coherency protocol that encompasses all of the possible states commonly used in other protocols. As discussed in AMD64 Architecture Programmer s Manual Vol 2 System Programming [ [http://www.amd.com/us en/assets/content… …   Wikipedia

  • Cache coherency — In computing, cache coherency (also cache coherence) refers to the integrity of data stored in local caches of a shared resource. Cache coherence is a special case of memory coherence.When clients in a system maintain caches of a common memory… …   Wikipedia

  • Serial Peripheral Interface Bus — Protocol Analyzers SPI Protocol Analyzers are tools which sample an SPI bus and decode the electrical signals to provide a higher level view of the data been transmitted on the bus. Some SPI protocol analyzers are built into oscilloscopes while… …   Wikipedia

  • Avrdude — Вывод Avrdude в терминале после успешной прошивки Тип Средства разработки Разработчик …   Википедия

  • Когерентность кэша — Несколько кэшей для разделяемого ресурса памяти Когерентность кэша (англ. cache coherence) свойство кэшей, означающее целостность данных, хранящихся в локальных …   Википедия

  • Serial Peripheral Interface — Liaison SPI: un maître et un esclave Une liaison SPI (pour Serial Peripheral Interface) est un bus de donnée série synchrone baptisé ainsi par Motorola, et qui opère en Full Duplex. Les circuits communiquent selon un schéma maître esclaves, où le …   Wikipédia en Français

Share the article and excerpts

Direct link
Do a right-click on the link above
and select “Copy Link”