- Address decoder
digital electronics, an Address decoder is a circuit that has two or more bits of an address busas inputs and that has one or more device selection lines as outputs. When the address for a particular device appears on the address bus, the address decoder asserts the selection line for that device. A separate single-device address decoder may be incorporated into each device on an address bus, or a single address decoder may serve multiple devices. In the latter case, an address decoder with N address input bits can serve up to 2N separate devices. Several members of the 7400 series of integrated circuitare address decoders. An example is the 74154 . This address decoder has four address inputs and sixteen (i.e., 24 ) device selector outputs. An address decoder is also referred to as a " demultiplexer" or "demux," although these terms are more general and can refer to devices other than address decoders. The 74154 mentioned above can be called a "4-to-16 demux."
Address decoders are fundamental building blocks for systems that use buses. They are represented in all integrated circuit families and processes and in all standard
FPGAand ASIClibraries. They are discussed in introductory textbooks in digital logic design.^^
Wikimedia Foundation. 2010.
Look at other dictionaries:
address decoder — adresų dekoderis statusas T sritis automatika atitikmenys: angl. address decoder; address matrix vok. Adressendecoder, m; Adressenmatrix, f rus. дешифратор адресов, m pranc. décodeur d adresse, m; matrice d adresse, f … Automatikos terminų žodynas
address matrix — adresų dekoderis statusas T sritis automatika atitikmenys: angl. address decoder; address matrix vok. Adressendecoder, m; Adressenmatrix, f rus. дешифратор адресов, m pranc. décodeur d adresse, m; matrice d adresse, f … Automatikos terminų žodynas
Decoder — For the drum and bass musician, see Decoder (artist). For the band, see Decoder (band) A Digitrax DH163AT DCC decoder in an Athearn locomotive before the shell goes on. A decoder is a device which does the reverse operation of an encoder, undoing … Wikipedia
Sum addressed decoder — In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache… … Wikipedia
Trace vector decoder — is a system that uses a microprocessor s trace mode to decode encrypted code just in time before it is executed and possibly re encrypt it after the execution. It can be used to enforce copy protections for some computer systems.Trace Vector in… … Wikipedia
Monolog — This article is about the British telephone device. See monologue for the other definition. A Monolog is a Single Telephone Line Call Logging Device manufactured by British Telecom in the UK. The reason for connecting Monolog to a telephone line… … Wikipedia
S-1990 — The S 1990 is a VLSI integrated circuit created by NEC for the MSX Turbo R home computer, and is called the TurboR bus controller . Together with a R800 CPU and a T9769 MSX Engine chip it forms the heart of a TurboR MSX system. The S 1990 was… … Wikipedia
Conventional memory — Memory areas of the IBM PC family. In DOS memory management, conventional memory, also called base memory, is the first 640 kilobytes (640 × 1024 bytes) of the memory on IBM PC or compatible systems. It is the read write memory usable by the… … Wikipedia
Vector processor — A vector processor, or array processor, is a CPU design where the instruction set includes operations that can perform mathematical operations on multiple data elements simultaneously. This is in contrast to a scalar processor which handles one… … Wikipedia
Upper Memory Area — The Upper Memory Area (UMA) is a design feature of IBM PC compatible x86 computers that was responsible for the 640 KB barrier.Reserved memory spaceIBM reserved the uppermost region of the PC memory map for ROM, RAM on peripherals and memory… … Wikipedia