 NMOS logic

Ntype metaloxidesemiconductor logic uses ntype metaloxidesemiconductor field effect transistors (MOSFETs) to implement logic gates and other digital circuits. NMOS transistors have four modes of operation: cutoff (or subthreshold), triode, saturation (sometimes called active), and velocity saturation.
The ntype MOSFETs are arranged in a socalled "pulldown network" (PDN) between the logic gate output and negative supply voltage, while a resistor is placed between the logic gate output and the positive supply voltage. The circuit is designed such that if the desired output is low, then the PDN will be active, creating a current path between the negative supply and the output.
As an example, here is a NOR gate in NMOS logic. If either input A or input B is high (logic 1, = True), the respective MOS transistor acts as a very low resistance between the output and the negative supply, forcing the output to be low (logic 0, = False). When both A and B are high, both transistors are conductive, creating an even lower resistance path to ground. The only case where the output is high is when both transistors are off, which occurs only when both A and B are low, thus satisfying the truth table of a NOR gate:
A B A NOR B 0 0 1 0 1 0 1 0 0 1 1 0 A MOSFET can be made to operate as a resistor, so the whole circuit can be made with nchannel MOSFETs only. For many years, this made NMOS circuits much faster than comparable PMOS and CMOS circuits, which had to use much slower pchannel transistors. It was also easier to manufacture NMOS than CMOS, as the latter has to implement pchannel transistors in special nwells on the psubstrate. The major problem with NMOS (and most other logic families) is that a DC current must flow through a logic gate even when the output is in a steady state (low in the case of NMOS). This means static power dissipation, i.e. power drain even when the circuit is not switching. This is a similar situation to the modern high speed, high density CMOS circuits (microprocessors etc.) which also has significant static current draw, although this is due to leakage, not bias. However, older and/or slower static CMOS circuits used for ASICs, SRAM etc., typically have very low static power consumption.
Also, NMOS circuits are slow to transition from low to high. When transitioning from high to low, the transistors provide low resistance, and the capacitative charge at the output drains away very quickly (similar to discharging a capacitor through a very low resistor). But the resistance between the output and the positive supply rail is much greater, so the low to high transition takes longer (similar to charging a capacitor through a high value resistor). Using a resistor of lower value will speed up the process but also increases static power dissipation. However, a better (and the most common) way to make the gates faster is to use depletionmode transistors instead of enhancementmode transistors as loads. This is called depletionload NMOS logic.
Additionally, just like in DTL, TTL and ECL etc., the asymmetric input logic levels make NMOS circuits somewhat susceptible to noise. These disadvantages are why the CMOS logic now has supplanted most of these types in most highspeed digital circuits such as microprocessors (despite the fact that CMOS was originally very slow).
See also
 PMOS logic
 Depletionload NMOS logic (including the processes called HMOS (high density, short channel MOS), HMOSII, HMOSIII, etc. A family of high performance manufacturing processes for depletionload NMOS logic circuits that was developed by Intel in the late 1970s and used for many years. Several CMOS manufacturing processes such as CHMOS, CHMOSII, CHMOSIII, etc., descended directly from these NMOSprocesses.
Logic families Technologies BiCMOS · CMOS · Depletionload NMOS logic (including HMOS) · Diode logic · Diode–transistor logic (DTL) · Directcoupled transistor logic (DCTL) · Emittercoupled logic (ECL) · Gunning transceiver logic (GTL) · Integrated injection logic (I^{2}L) · NMOS logic · PMOS logic · Resistor–transistor logic (RTL) · Transistor–transistor logic (TTL)
Types Static · Dynamic · Domino logic · Fourphase logic
Categories: Logic families
Wikimedia Foundation. 2010.
Look at other dictionaries:
Depletionload NMOS logic — Depletion load nMOS/NMOS (n channel metal oxide semiconductor) is a form of nMOS logic family which uses depletion mode n type MOSFETs as load transistors as a method to enable single voltage operation and achieve greater speed than possible with … Wikipedia
NMOS — (or nMOS) can refer to: n channel MOSFET NMOS logic This disambiguation page lists articles associated with the same title. If an internal link led you here, you may wish to change the link to point dir … Wikipedia
Logic family — In computer engineering, a logic family may refer to one of two related concepts. A logic family of monolithic digital integrated circuit devices is a group of electronic logic gates constructed using one of several different designs, usually… … Wikipedia
Logic gate — A logic gate is an idealized or physical device implementing a Boolean function, that is, it performs a logical operation on one or more logic inputs and produces a single logic output. Depending on the context, the term may refer to an ideal… … Wikipedia
Diode logic — (DL) or diode resistor logic constructs Boolean logic gates from diodes acting as electrically operated switches. While diode logic has the advantage of simplicity, the lack of an amplifying stage in each gate limits its application. Not all… … Wikipedia
Domino logic — is a CMOS based evolution of the dynamic logic techniques which were based on either PMOS or NMOS transistors. It allows a rail to rail logic swing. It was developed to speed up circuits. In Dynamic Logic, a problem arises when cascading one gate … Wikipedia
Emittercoupled logic — Motorola ECL 10,000 basic gate circuit diagram[1] In electronics, emitter coupled logic (ECL), is a logic family that achieves high speed by using an overdriven BJT differential amplifier with single ended input, whose emitter current is limited… … Wikipedia
Dynamic logic (digital electronics) — For the subject in theoretical computer science, see dynamic logic (modal logic). In integrated circuit design, dynamic logic (or sometimes clocked logic) is a design methodology in combinatorial logic circuits, particularly those implemented in… … Wikipedia
Diode–transistor logic — DTL redirects here. For other uses, see DTL (disambiguation). Diode–transistor logic (DTL) is a class of digital circuits that is the direct ancestor of transistor–transistor logic. It is called so because the logic gating function (e.g., AND) is … Wikipedia
Current mode logic — (CML), or source coupled logic (SCL), is a differential digital logic family intended to transmit data at speeds between 312.5 Mbit/s and 3.125 Gbit/s over a standard printed circuit board.[1] CML termination scheme The transmission … Wikipedia