- Quasi Delay Insensitive
Quasi Delay-Insensitive (QDI) circuits are a class of almost
delay-insensitive asynchronous circuits which are invariant to (and make no assumptions about) the delays of any of the circuit's wires or elements, except to assume that certain fanouts are isochronic. Isochronic forks allow signals to travel to two destinations and only receive an acknowledge from one.
More importantly, QDI circuits are Turing-complete, while purely delay-insensitive circuits are not. Of all "useful" asynchronous design styles, QDI circuits make the fewest timing assumptions, as only the isochronic fork is assumed. In practice ensuring the correctness of an isochronic fork is trivial.
Two common design styles of QDI circuits are
Delay Insensitive Minterm Synthesisand Pre-Charge Half Buffersbased circuits.
Technically, QDI circuits are the same class of circuits as
speed-independentcircuits. The main difference between speed-independent and QDI circuits is that in QDI circuits, the designer is concerned with the acknowledgment of each transition, whereas in speed-independent design, the correctness of the isochronic assumption on each circuit node is assumed to be true and no distinction is made between circuit nodes that are isochronic forks and those that are not.
Manufactured QDI processor designs include: TITAC from Tokyo Institute of Technology,
MiniMIPSfrom Caltech, SPA from The University of Manchester and ASPRO-216 from France Telecom. The first QDI processor was the Caltech asynchronous microprocessor of 1989 (a predecessor to the MiniMIPS processor).
An isochronic fork is a concept in asynchronous digital design.Isochronic forks are forks in wires where if the acknowledging target has seen a transition on their end of the fork then the transition is assumed to have also happened on the other end of the fork too. There are two types of isochronic forks; the asymmetric types only ensure that the signal will reach the acknowledging fork tip before, or at the same time as, it will at the other fork tip, while the symmetric type ensures that both fork tips will be reached at the same time. Symmetrical isochronic forks allow either of the targets to acknowledge the signal. In quasi delay-insensitive (QDI)
circuits all forks have to be either isochronic and acknowledged by one of the destinations, or acknowledged by all destinations. The concept of isochronic fork was introduced by A. J. Martin exactly to distinguish between asynchronous circuits that satisfy QDI requirements and those that donot. Martin also established that given reasonable assumptions on the kinds of circuit elementsthat are available to design with, it is impossible to design interesting systems without includingat least some asynchronic forks. Isochronic forks are in some sense the weakest compromise away fromfully delay-insensistive systems.
*cite journal | author=Martin, Alain J. | title=The Limitations to Delay-Insensitivity in Asynchronous Circuits | journal=Sixth MIT Conference on Advanced Research in VLSI | publisher=MIT Press | year=1990
Wikimedia Foundation. 2010.
Look at other dictionaries:
Delay insensitive circuit — A delay insensitive circuit is a type of asynchronous circuit which performs a logic operation often within a computing processor chip. Instead of using clock signals or other global control signals, the sequencing of computation in delay… … Wikipedia
Delay Insensitive Minterm Synthesis — Invented by David E. Muller, the DIMS (Delay Insensitive Minterm Synthesis) system is an asynchronous design methodology making the least possible timing assumptions. Assuming only the Quasi Delay Insensitive delay model the generated designs… … Wikipedia
Asynchrone Prozessorarchitektur — beschreibt ein bisher noch wenig verbreitetes Design von Prozessoren, das ohne zentralen Taktgeber auskommt. Anstatt alle Bauelemente mit einem gemeinsamen Taktsignal zu versorgen, ist der Prozessor aus asynchronen Schaltkreisen aufgebaut, die… … Deutsch Wikipedia
Asynchroner Prozessor — Asynchrone Prozessorarchitektur beschreibt ein bisher noch wenig verbreitetes Design von Prozessoren, das ohne zentralen Taktgeber auskommt. Anstatt alle Bauelemente mit einem gemeinsamen Taktsignal zu versorgen, ist der Prozessor aus asynchronen … Deutsch Wikipedia
Taktloser Prozessor — Asynchrone Prozessorarchitektur beschreibt ein bisher noch wenig verbreitetes Design von Prozessoren, das ohne zentralen Taktgeber auskommt. Anstatt alle Bauelemente mit einem gemeinsamen Taktsignal zu versorgen, ist der Prozessor aus asynchronen … Deutsch Wikipedia
Asynchronous circuit — An asynchronous circuit is a circuit in which the parts are largely autonomous. They are not governed by a clock circuit or global clock signal, but instead need only wait for the signals that indicate completion of instructions and operations.… … Wikipedia
Asynchronous systems — In a synchronous system, operations are coordinated under the centralized control of a fixed rate clock signal or several clocks. An asynchronous digital system, in contrast, has no global clock: instead, it operates under distributed control,… … Wikipedia
Guarded Command Language — The Guarded Command Language (GCL) is a language defined by Edsger Dijkstra for predicate transformer semantics cite web | last=Dijkstra | first=Edsger W | authorlink=E. W. Dijkstra | url=http://www.cs.utexas.edu/users/EWD/ewd04xx/EWD472.PDF |… … Wikipedia
performing arts — arts or skills that require public performance, as acting, singing, or dancing. [1945 50] * * * ▪ 2009 Introduction Music Classical. The last vestiges of the Cold War seemed to thaw for a moment on Feb. 26, 2008, when the unfamiliar strains … Universalium
Audio system measurements — are made for several purposes. Designers take measurements so that they can specify the performance of a piece of equipment. Maintenance engineers make them to ensure equipment is still working to specification, or to ensure that the cumulative… … Wikipedia