Process corners


Process corners

In semiconductor manufacturing, a process corner is an example of a design-of-experiments (DoE) technique that refers to a variation of fabrication parameters used in applying an integrated circuit design to a semiconductor wafer. Process corners represent the extremes of these parameter variations within which a circuit that has been etched onto the wafer must function correctly. A circuit running on devices fabricated at these process corners may run slower or faster than specified and at lower or higher temperatures and voltages, but if the circuit does not function at all at any of these process extremes the design is considered to have inadequate design margin.[1]

In order to verify the robustness of an integrated circuit design, semiconductor manufacturers will fabricate corner lots, which are groups of wafers that have had process parameters adjusted according to these extremes, and will then test the devices made from these special wafers at varying increments of environmental conditions, such as voltage, clock frequency, and temperature, applied in combination (two or sometimes all three together) in a process called characterization.[2] The results of these tests are plotted using a graphing technique known as a shmoo plot[3] that indicates clearly the boundary limit beyond which a device begins to fail for a given combination of these environmental conditions.

Corner-lot analysis is most effective in digital electronics because of the direct effect of process variations on the speed of transistor switching during transitions from one logic state to another, which is not relevant for analog circuits, such as amplifiers. Analog techniques rely more on over-design and simulation software tools such as SPICE, or Monte Carlo analysis.[4]

Contents

Significance to digital electronics

In Very-Large-Scale Integration (VLSI) integrated circuit microprocessor design and semiconductor fabrication, a process corner represents a three or six sigma variation from nominal doping concentrations (and other parameters[5]) in transistors on a silicon wafer. This variation can cause significant changes in the duty cycle and slew rate of digital signals, and can sometimes result in catastrophic failure of the entire system.

Variation may occur for many reasons, such as minor changes in the humidity or temperature changes in the clean-room when wafers are transported, or due to the position of the die relative to the center of the wafer.

Types of corners

One naming convention for process corners is to use two-letter designators, where the first letter refers to the N-channel MOSFET (NMOS) corner, and the second letter refers to the P channel (PMOS) corner. In this naming convention, three corners exist: typical, fast and slow. Fast and slow corners exhibit carrier mobilities that are higher and lower than normal, respectively. For example, a corner designated as FS denotes fast NFETs and slow PFETs.

There are therefore five possible corners: typical-typical (TT) (not really a corner of an n vs. p mobility graph, but called a corner, anyway), fast-fast (FF), slow-slow (SS), fast-slow (FS), and slow-fast (SF). The first three corners (TT, FF, SS) are called even corners, because both types of devices are affected evenly, and generally do not adversely affect the logical correctness of the circuit. The resulting devices can function at slower or faster clock frequencies, and are often binned as such. The last two corners (FS, SF) are called "skewed" corners, and are cause for concern. This is because one type of FET will switch much faster than the other, and this form of imbalanced switching can cause one edge of the output to have much less slew than the other edge. Latching devices may then record incorrect values in the logic chain.

In addition to the FETs themselves, there are more on-chip variation (OCV) effects that manifest themselves at smaller technology nodes. These include process, voltage and temperature (PVT) variation effects on on-chip interconnect, as well as via structures.

Accounting for corners

To combat these variation effects, modern technology processes often supply SPICE or BSIM simulation models for all (or, at the least, TT, FS, and SF) process corners, which enables circuit designers to detect corner skew effects before the design is laid out, as well as post-layout (through parasitics extraction), before it is taped out.

References

  1. ^ Weste, Neil H.E. and Harris, David (2005). CMOS VLSI Design: A Circuits and Systems Perspective, 3rd Ed.,. Addison-Wesley, pp.231-235. ISBN 0-321-14901-7. 
  2. ^ "ASIC Product Engineering Handbook". Texas Instruments. 2001. http://www.angelfire.com/retro/norbert972/notes/pehandbook.pdf. Retrieved 2010-06-20, p.2. 
  3. ^ "ASIC Product Engineering Handbook". Texas Instruments. 2001. http://www.angelfire.com/retro/norbert972/notes/pehandbook.pdf. Retrieved 2010-06-20, p.200. 
  4. ^ Nenni, Daniel (2009-11-23). "Moore’s Law and 40nm Yield". http://danielnenni.com/2009/11/23/moores-law-and-40nm-yield/. Retrieved 2010-06-20. 
  5. ^ Goering, Richard (2005-11-21). "Variability upends designers' plans". EETimes.com. http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=174301075. Retrieved 2009-01-22. 

External links


Wikimedia Foundation. 2010.

Look at other dictionaries:

  • Process — In anatomy, a process is a projection from a structure. The process of the mandible is the part of the lower jaw that projects forward. In a more general sense, a process is a series of actions or events that are part of a system or of a… …   Medical dictionary

  • Camp Becket - Chimney Corners Camp — Camp Becket, also known as Camp Becket in the Berkshires, summer camp for boys in the Berkshires of western Massachusetts, run by the YMCA. It was founded in 1903 by George Hannum on Rudd Pond in Becket, Massachusetts. [… …   Wikipedia

  • Mond process — Spheres of nickel, made by the Mond process The Mond process, sometimes known as the carbonyl process is a technique created by Ludwig Mond in 1890[1] to extract and purify nickel. The process was used commercially before the end of the 19th… …   Wikipedia

  • Verneuil process — /verr noy /; Fr. /verdd nue yeu/ a process for making synthetic rubies, sapphires, spinels, etc., by the fusion at high temperatures of powdered compounds. Also called flame fusion process. [named after A.V.L. Verneuil, 19th century French… …   Universalium

  • Integrated circuit design — Layout view of a simple CMOS Operational Amplifier ( inputs are to the left and the compensation capacitor is to the right ). The metal layers are colored blue and green, the polysilicon is red and vias are crosses. Integrated circuit design, or… …   Wikipedia

  • Very-large-scale integration — VLSI redirects here. For the former company, see VLSI Technology. Very large scale integration (VLSI) is the process of creating integrated circuits by combining thousands of transistors into a single chip. VLSI began in the 1970s when complex… …   Wikipedia

  • Elastic interface bus — Overview= Elastic Interface buses (EI bus connections) can be generalized as bus connections which are high speed interfaces that have clock sent with data. All of the data bits are aligned to the clock to be able to latch the data at these high… …   Wikipedia

  • 24 (season 1) — 24 season 1 DVD cover art Country of origin United States No. of e …   Wikipedia

  • South Asian arts — Literary, performing, and visual arts of India, Pakistan, Bangladesh, and Sri Lanka. Myths of the popular gods, Vishnu and Shiva, in the Puranas (ancient tales) and the Mahabharata and Ramayana epics, supply material for representational and… …   Universalium

  • United States — a republic in the N Western Hemisphere comprising 48 conterminous states, the District of Columbia, and Alaska in North America, and Hawaii in the N Pacific. 267,954,767; conterminous United States, 3,022,387 sq. mi. (7,827,982 sq. km); with… …   Universalium